
Next-Generation Domain-Specific Accelerators: From Hardware to System



ysshao@berkeley.edu Electrical Engineering and Computer Sciences




Growing Demand in Computing

Engadget


ChatGPT reportedly reached 100 million users in January

ChatGPT reportedly reached 100 million users in January ... According to a study by analytics firm UBS, it averaged 13 million unique visitors a...



that GPT ObenA





14 © 2023 IEEE International Solid-State Circuits Conference | February 20, 2023

Slowing Supply in Computing

AMD, ISSCC, <u>2023</u>

"It was the best of times, it was the worst of times."

• Dickens, A Tale of Two Cities, 1859





Domain-Specific Accelerators

Growing Demand in Computing




Slowing Supply in Computing


Domain-Specific Accelerators

 Customized hardware designed for a domain of applications.



Apple M1 Chip 2020





Full-Stack Optimization for Domain-Specific Systems

Simba [MICRO'19 Best Paper

Award, CACM RH, VLSI'20,

JSSC'20 Best Paper Award]

Design of Accelerators

Integration of Accelerators

- Chipyard [IEEE Micro'20]
- Gemmini [DAC'21, Best Paper Award]

Scheduling of Accelerators

- CoSA [ISCA'21]
- MoCA [HPCA'23]

Full-Stack Optimization for Domain-Specific Systems

Design of	
Accelerator	S

 Simba [MICRO'19 Best Paper Award, CACM RH, VLSI'20, JSSC'20 Best Paper Award]


- Integration of Accelerators
- Chipyard [IEEE Micro'20]
- Gemmini [DAC'21, Best Paper Award]

Closed-Loop Design Flow

Scheduling of Accelerators

CoSA [ISCA'21]MoCA [HPCA'23]

Accelerators don't exist in isolation.






http://vlsiarch.eecs.harvard.edu/research/accelerators/die-photoanalysis/

Mobile SoC Usecase


- Mainstream architecture has long focused on general-purpose CPUs and GPUs.
- In an SoC, multiple IP blocks are active at the same time and communicate frequently with each other.
- Example:
 - Recording a 4K video
 - Camera -> ISP
 - "Preview stream" for display
 - "Video stream" for storage
 - DRAM for data sharing




Two Billion Devices and Counting: An Industry Perspective on the State of Mobile Computer Architecture, IEEE Micro'2018

Full-System Visibility for DL Accelerators





Full-System Visibility: Memory Hierarchy




Shared L2 Cache

Performance Impacts


Resource contention, cache coherence, etc.

Full-System Visibility: Host CPUs



Gemmini: Full-System Co-Design of Hardware Accelerators

- Full-stack
 - Includes OS
 - End-to-end workloads
 - "Multi-level" API
- Full-SoC
 - Host CPUs
 - Shared memory hierarchies
 - Virtual address translation




	Property	NVDLA	VTA	PolySA	DNNBuilder	MAGNet	DNNWeaver	MAERI	Gemmini
Hardware Architecture Template	Multiple Datatypes Multiple Dataflows	Int/Float X	Int X	Int ✓	Int ✓	Int ✓	Int ✓	Int ✓	Int/Float
	Spatial Array Direct convolution	vector	vector X	systolic X	systolic	vector	vector	vector	vector/systolic
Programming Support	Software Ecosystem	Custom Compiler	TVM	Xilinx SDAccel	Caffe	С	Caffe	Custom Mapper	ONNX/C
	Hardware-Supported Virtual Memory	×	×	×	×	×	×	×	1
System Support	Full SoC OS Support	×	×	× ×	× ×	x x	× ×	× ×	<i>\</i> <i>\</i>

https://github.com/ucb-bar/gemmini


[DAC'2021 Best Paper Award]

Gemmini Case Study: Allocating on-chip SRAM



Where to allocated SRAM?


- Private within each IP
- Shared



https://github.com/ucb-bar/gemmini

[DAC'2021 Best Paper Award]


Gemmini Case Study: Allocating on-chip SRAM



Where to allocated SRAM?

- Private within each IP
- Shared

• Application dependent.



SoC configuration dependent.



https://github.com/ucb-bar/gemmini

[DAC'2021 Best Paper Award]

Full-Stack Optimization for Domain-Specific Systems

Desig	n of
Accele	rators

 Simba [MICRO'19 Best Paper Award, CACM RH, VLSI'20, JSSC'20 Best Paper Award]

Integration of Accelerators Chipyard [IEEE Micro'20]
Gemmini [DAC'21, Best Paper Award]


Scheduling of Accelerators




• MoCA [HPCA'23]

Closed-Loop Design Flow

Tasks are not running in isolation




Accelerator Concurrency to Support Parallel Tasks




2019 Apple A12 w/ 42 accelerators

Need for Adaptive Resource Partition




MoCA's Full-Stack Approach



Results

• Improve the overall quality of service (QoS) by 2-8X on average.



[HPCA'2023]

Full-Stack Optimization for Domain-Specific Systems

Design of
Accelerators

 Simba [MICRO'19 Best Paper Award, CACM RH, VLSI'20, JSSC'20 Best Paper Award]

Integration of Accelerators Chipyard [IEEE Micro'20]
Gemmini [DAC'21, Best Paper Award]


Scheduling of Accelerators


CoSA [ISCA'21]MoCA [HPCA'23]



Why Robotics?

• Increasingly complex systems, tighter latency/energy constraints





Dynamics[†]


Motion planning and control ‡

* https://google-cartographer.readthedocs.io/en/latest/

[†] S. Feng, E. Whitman, X. Xinjilefu and C. G. Atkeson, "Optimization based full body control for the atlas robot," 2014 IEEE-RAS International Conference on Humanoid Robots, Madrid, Spain, 2014, pp. 120-127, doi: 10.1109/HUMANOIDS.2014.7041347.

[‡]M. Neunert et al., "Fast nonlinear Model Predictive Control for unified trajectory optimization and tracking," 2016 IEEE International Conference on Robotics and Automation (ICRA), Stockholm, Sweden, 2016, pp. 1398-1404, doi: 10.1109/ICRA.2016.7487274.

Challenge: Diverse, Closed-loop Tasks




https://github.com/ucb-bar/RoSE

Capture Closed-Loop Effects w/ HW-SW Co-Simulation




RoSÉ: Pre-Silicon Full-Stack Robotics Soc Evaluator



End-to-End Evaluation with RoSÉ





https://github.com/ucb-bar/RoSE [ISCA'2023]

Co-Simulation in Realistic Environment



Video link: https://youtu.be/AqtMBSd9bbM

Full-Stack Optimization for Domain-Specific Systems

Design of Accelerators Integration of

- Simba [MICRO'19 Best Paper Award, CACM RH, VLSI'20, JSSC'20 Best Paper Award]
- Chipyard [IEEE Micro'20]
- Gemmini [DAC'21, Best Paper Award]

Scheduling of Accelerators

Accelerators

- CoSA [ISCA'21]
- MoCA [HPCA'23]

Closed-Loop Design Flow RoSÉ

[ISCA'2023]

Acknowledgement

 Sponsored by DARPA, NSF, an Intel Rising Star Faculty Award, a Google Research Award, and ADEPT/SLICE industry sponsors!



Kevin Anderson



Coleman Hooper



Vadim Nikiforov



Jun Sun Choi



Roger Hsiao



Joonho Whangbo



Prashanth Ganesh



Hansung Kim



Jingyi Xu



Charles Hong



Seah Kim



Hasan Genc

Full-Stack Optimization for Domain-Specific Systems

Design of Accelerators Integration of

- Simba [MICRO'19 Best Paper Award, CACM RH, VLSI'20, JSSC'20 Best Paper Award]
- Chipyard [IEEE Micro'20]
- Gemmini [DAC'21, Best Paper Award]

Scheduling of Accelerators

Accelerators

- CoSA [ISCA'21]
- MoCA [HPCA'23]



Closed-Loop

Design Flow